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Abstract—System-on-Chip (SoC) devices combine powerful gen-
eral purpose processors, a Field-Programmable Gate Array (FPGA)
and other peripherals which make them very convenient for
Hardware-in-the-Loop (HIL) simulation. One of the limitations of
these devices is that control engineers are not particularly familiar-
ized with FPGA programming, which need extensive expertise in
order to code these highly sophisticated algorithms using Hardware
Description Languages (HDL). Notwithstanding, there exist High-
Level Synthesis (HLS) tools which allow to program these devices
using more generic programming languages such as C, C++ and
SystemC. This paper evaluates SoC devices to implement a Modular
Multi-Level Converter (MMC) model using HLS tools for being
implemented in the FPGA fabric in order to perform HIL verification
of control algorithms in a single low-cost device.
Index Terms—System-on-Chip (SoC), Hardware-in-the-Loop
(HIL), Modular Multi-level Converter (MMC), Real-Time Sim-
ulation (RTS), High-Level Synthesis (HLS), Zynq
I. INTRODUCTION
SoC platforms arrived years ago to the market starting a
completely new paradigm, gathering in the same device a
powerful processor, a fully configurable FPGA, and mixed
analog-digital peripherals [1], [2], [3]. These promising plat-
forms allow to build in a single device a complete control
system mixing hardware and software functionalities which
increases integration and eases the development of powerful
and versatile controllers.
The common way of programming the FPGA fabric has
been mainly using HDLs like Verilog, VHDL, or SystemC.
However, the amount of time needed to code and debug the
plant model using these languages is cumbersome. In this
matter, HLS tools ease this task, allowing to use the benefits of
hardware acceleration as speed and energy saving, without the
mandatory need of building up extensive hardware expertise
[4]. It allows designers to work at a higher abstraction level
by specifying the behavior of an algorithm rather than its
hardware definition. Notwithstanding, the hardware code these
tools produce is still far from what can be achieved using HDL
languages in terms of performance and FPGA resources [5].
However, when the complexity of the application increase, its
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use becomes convenient because it impacts significantly in the
development time and cost in man-hours.
In a HIL simulation, the plant model is executed at the same
pace as the real system, providing a similar dynamic response
utilised for the testing of digital controllers in real-time [6],
[7], [8], [9], [5]. When applied in the context of HIL validation
of power electronics, these devices can bring important added
value thanks to their potent processing speed, broad versatility,
and high degree of parallelism [10], [11], [12]. Hence, if
SoC platforms are used for this purpose, the whole control
system could be verified using the same single device that
will be used in the final application, facilitating significantly
the HIL validation and speeding up the whole controller design
process, reaching earlier its deployment on the real plant [13].
Another important point in favor is the relative low cost of
such platforms, which makes them very attractive for cost-
sensitive scenarios where the use of expensive commercial HIL
platforms cannot be assumed.
The design of these Intellectual Property (IP) blocks must
rigorously consider a set of constraints at different develop-
ment stages: (i) during the modeling of the system to be real-
time simulated; (ii) during the digital realization of the IP; and
also (iii) during its final implementation in the digital platform.
This paper focuses on the utilisation of the Zynq-7000 All
Programmable SoC not only to control the real plant, but also
for control validation using HIL techniques inside the same
single device. The selected application is a controller for a
MMC. The regulator will be implemented in the Processing
System (PS) whereas the MMC model will be implemented in
the Programmable Logic (PL). An important effort has been
made in the hardware/software co-design in order to achieve
good performance in the data transfer between the two entities,
aiming always to achieve the fastest execution time of the plant
model.
The rest of the paper is organized as follows: In Section
II the MMC is explained. in Section III the controller under
validation is presented. Section IV is devoted to the MMC
discrete model used in the HIL validation. In Section V the
HIL simulation is presented and results are outlined. Finally,








































Fig. 1. Structure of the MMC
II. THE MODULAR MULTI-LEVEL CONVERTER
The basic structure of an MMC is shown in Fig. 1. It is
formed by N Half-Bridge (HB) Submodules (SM) per arm
capable of producing a line-to-neutral voltage waveform of
N + 1 levels [14]. An inductor Larm is added on each arm
to limit current harmonics and the short circuit current in the
event of a DC fault. Each SM includes a capacitor and two
IGBTs with antiparallel diodes as shown in Fig. 1.
The output AC voltages of each converter phase can be
computed using (1).
vabc =











where V uarm and V
l
arm are the voltages to be inserted in
the upper and lower arm ((2) and (3) respectively), Req the
equivalent resistor considering the ON resistance of the IGBTs
and anti-parallel diodes plus the parasitic resistance of the arm
inductors, and iabc are the phase AC output currents (4). Hence,
the output current iabc can be controlled by means of V uarm and




















From the above equations, VDC is the pole-to-pole DC volt-




voltage linked to the circulating currents which is computed
































































































































I DCo(V i n−V DC)
sin(2π f t)v AC
Fig. 2. Energy controllers
where Ra is the referred as the “active resistance” –which is
in fact the gain parameter of the P regulator that controls the




the circulating current reference which is calculated using (6).








In a perfectly balanced three-phase MMC, each arm would
provide half of the AC output current plus a circulating current
whose value would correspond to one third of the total DC
current. Notwithstanding, capacitor voltage variations lead to
additional circulating currents that increase not only the RMS
value of the arm currents, but the capacitor voltage oscillations
and the overall losses as well.
III. THE CONTROLLER
The controller used for this application is based on the Mod-
ular Multi-level DC-DC Converter for HVDC grids presented
in [17]. Regarding the control function, it takes as inputs
the currents and capacitor voltages and outputs the reference
voltages to be applied to each HB cell. Hence, if there are
3 SMs in the upper arm, and 3 SMs in the lower arm, the
function will require 6 input voltages, 2 input currents (one
per arm), and will output 6 reference voltages (one per cell).
It is intended for the controller to be executed every 100µs,
using a double-update method being able to change the duty
cycle in the highest and lowest value of the triangular wave-
form [18].
Focusing on a single phase, this regulator can be divided
into three sections: (i) branch energy control, (ii) branch
current control, and (iii) capacitor balancing. Fig. 2 shows the
first loop where the energy of each arm is compensated by the
currents iu,le .
The lower arm is controlled to create a DC voltage plus



























































































































I DCo(V i n−V DC)
sin(2π f t)v AC
Fig. 3. Current controllers
the input DC voltage, V ucapsn and V
l
capsn are the upper and
lower capacitor voltages, refu and ref l the reference values
calculated using (7), where V u,lcapsref are the voltages at which






The control diagram utilised to control the arm currents iu,lc
is shown in Fig. 3, where f is the frequency of the desired
output voltage (100Hz), t is the time in seconds, Nu,l are the
number of SMs in the upper and lower arms, and iu,l are the
measured upper and lower currents.
Fig. 4 shows the upper and lower capacitor balancing
controllers, which are replicated depending on the number
of HB cells n. V u,lcapsn are each measured capacitor voltage
and V u,lrefn the voltage to be generated by each SM. This last
value will be fed into the PWM generator to modulate the SM
according to the required output voltage.
IV. MMC DISCRETE MODEL
The function that emulates the PSCAD detailed model is
quite simple. It takes as inputs the total DC voltage Vin and
the PWM signals, and from these it determines the currents
through the upper and lower arms iu,l, the capacitor voltages
Vcapsn and the output voltage at the middle of the leg Vout.
The capacitor voltages are updated at each iteration us-
ing (8), where Ts is the time-step, and Sn is a logic function
which depends on the corresponding PWM signal.
V u,lcapsn (k) = V
u,l
capsn (k − 1) + Sn (k − 1)
Ts
C



























































































































I DCo(V i n−V DC)
sin(2π f t)v AC
Fig. 4. Capacitor balancing controllers
Then, using these results, the equivalent arm voltages are
calculated using (9), where Nu,l is the number of SMs per
arm.






All systems subjected to a simulation in state-space repre-
sentation [19] are written as:
ẋ (t) = Ax (t) + Bu (t)
y (t) = Cx (t) + Du (t)
Hence, if the the total DC voltage Vin and the arm voltages
V u,larm are taken as inputs, arranging the system equations










 Vin (t)V uarm (t)
V larm (t)
 (10)
 iu (t)il (t)
Vout (t)
















 1 00 1
Rload −Rload

and Larm the arm inductance, Rload the charge connected to
the middle point, and Req the equivalent value considering the
ON resistance of the IGBTs and anti-parallel diodes plus the
parasitic resistance of the arm inductors.
In order to alleviate computational burden, like both IGBTs
and anti-parallel diodes have similar ON resistances, the Req
present in the A matrix has been set to the constant value:
Req = N
u,lRon +RL
where Nu,l is the number of HB cells per branch, Ron an
average value of the ON resistance of the power electronics,
and RL the parasitic resistance of the arm inductors. By doing
this, the A matrix remains constant and therefore there is no
need to calculate it every time an HB changes its state.
Discrete-time state-space matrices have been obtained using
the ZOH equivalent of their continuous-time counterparts
using (12) and (13) for Ts = 5µs.






where I is the identity matrix. Performing these transforma-
tions, the discrete-time state-space model leads to:
x (k + 1) = Ex (k) + Fu (k)
y (k) = Cx (k)
The system parameters used are taken from an experimental
prototype that is being built.
V. HIL SIMULATION
A. HLS implementation
The MMC C model was coded using Vivado HLS in order
to generate an IP block containing the considered inputs and
outputs of the system. Specifically, it takes as inputs the DC
input voltage fed to the converter and the PWM signals and
computes all the HB capacitor voltages, the currents of the
upper and lower arms, and the output voltage in the middle
connection point of the phase leg.
For an IP considering 6 SMs per leg, this block performs
13 multiplications, 2 divisions, 18 additions, and 1 subtraction
in 88 cycles which correspond to 880ns with a running
clock of 100MHz. Regarding area utilisation, 1 BRAMs,
29 DSPs, 6.095 FF, and 6.583 LUT were needed, which
correspond to 1%, 13%, 6% and 12% of the total hardware
resources of the Zynq-7020. Therefore, there is still room in
order to either implement all three phases or increment the
number of SMs per arm. However, like the regulator under
evaluation is only controlling one converter leg, there was no
point on implementing all three phases. Verifying the proper
functioning of one phase was sufficient in this case.
B. Hardware/Software co-design
A diagram of the whole system is shown in Fig. 5. As
previously stated, the controller is placed in the PS whereas
the MMC HIL IP and the PWM generator is left in the FPGA
fabric. The input DC voltage is read from a file placed in the
SDcard. This way, any voltage profile can be generated and
used to test how the model and the controller responds to
noisy signals, voltage blackouts, oscillations, etc. The MMC
HIL IP has been configured with two AXI4-Master ports that
store automatically its 9 results (6 capacitor voltages V u,lcapsn ,
2 branch currents iu,l, and the output voltage Vout) into
two different memory spaces without any intervention of the
processor. The DDR memory is utilised as data logger through













































Fig. 5. MMC IP working as HIL
automatically the writing address on every iteration in order to
avoid the PS from doing it. Once the simulation has finished,
this data is transferred into the SDcard for further verification
of the results using MATLAB. The On-Chip-Memory (OCM)
is also utilised but this time through the Accelerator Coherency
Port (ACP). This way, the controller can access the results
achieving minimum latency and keeping coherency with the
L1 chaches [20].
Regarding the controller, as said, it reads capacitor voltages
and currents from the OCM, then it computes the control
commands, and finally it writes the calculated duty cycle to
be applied to every SM using an AXI4-Lite into the PWM
Generator.
An interrupt was configured to halt every 5µs and start the
MMC IP calculations, ensuring synchronization between all
subsystems and hence a real-time execution. The controller
function though was called every 100µs. It then sends the
duty cycles of every SM to the PWM Generator IP using 32-
bit floating-point variables. Next, the PWM Generator waits
the sync signal and applies the corresponding gate signals to
the converter IP.
C. HIL control validation
Figs. 6 and 7 show a power up test, where the next stages
can be seen:
1) from 0s to 1.5s the input voltage is raised up to 311V
(Fig. 6 up), keeping the duty cycle of the PMW signals
at 100%, thus the capacitors start charging (Fig. 7)
2) from 1.5s to 3s the duty cycle of all the cells is reduced
gradually from 100% to 48% increasing the voltage of
the capacitors til 100V . Notice the increase of the arm
currents in Fig. 6
3) from 3s to 4.5s the duty cycle is kept to 48% letting the
capacitor voltages diverge as seen in Figs. 7 and 8.
4) at 4.5s and until 5.5s the controller is activated without
the integral part. Hence, the voltages are kept balanced
but not exactly at 100V as seen in Fig. 8. Fig. 6 shows













































Fig. 6. Input voltage and HIL estimated output voltage and currents -
Complete simulation












































Fig. 7. HIL estimated capacitor voltages - Complete simulation
how the output voltage changes from 155V DC to 125V
AC plus 155V DC at 100Hz
5) at 5.5s and until 6.5s the integral part of the regulators
is activated driving all the capacitor voltages to 100V
6) at 6.5s a 44Ω load is introduced (i.e. the HIL IP switches
to normal operation mode). Fig. 6 down shows how the
currents increase significantly. Observe as well in Figs.
7 and 8 how the capacitor ripple increase
7) at 7.5s the load is removed, the capacitor ripple decrease
and the controller sets their voltages back to 100V
Fig. 9 shows at 4.5s the exact moment when the control
starts operating, showing the typical 7 levels waveform pro-
duced by the MMC configuration.
Fig. 10 presents the change at 6.5s from no-load to a 44Ω
load. The smoothing of the output voltage when the load is
connected is caused by the arm inductances Larm. The voltage
produced by the SMs is a PWM signal, but when the load
current is increased, all the noise caused by the PWM infers











































Fig. 8. HIL estimated capacitor voltages - Capacitor oscillations









































Fig. 9. Input voltage and HIL output voltage and currents. At 4.5s the control
starts operating
an important voltage drop in the inductances. This latter, added
to the voltage created by the HBs results in a sinusoidal-
like waveform. Hence, these inductors, apart from filtering the
output current, also filter the output voltage. In the same figure
can be observed as well how the upper branch is providing
much more current than the lower arm. Fig. 11 shows the
opposite case, where at 7.5s the load resistor is removed, thus
disappearing the voltage filtering and appearing again the 7-
levels common in this kind of converters.
It is shown that the controller performs properly keeping the
capacitor voltages under control and providing the required
output voltage.
VI. CONCLUSIONS
In this paper, the use of SoC devices for HIL controller
validation was presented. A complete MMC model which es-
timates output voltage, branch currents, and capacitor voltages
based on the PWM signals and the input DC voltage was













































Fig. 10. Input voltage and HIL estimated output voltage and currents. Load
switched in at 6.5s













































Fig. 11. Input voltage and HIL estimated output voltage and currents. Load
switched out at 7.5s
developed and implemented in the FPGA fabric side. The
controller though was run in the ARM processor. Then, all
the hardware/software co-design necessary to interconnect and
communicate efficiently the MMC IP with the controller was
set up. The PWM block, also placed in the PL, receives the
duty cycle values of each SM using the AXI4-Lite protocol,
whereas the MMC results are automatically written into the
OCM for the lowest latency utilisation by the controller, and
also into the DDR memory for data logging purposes. An
interrupt was configured to halt every 5µs to ensure real-time
operation.
This IP has been used in the HIL context in order to validate
the converter’s controller in real-time before its deployment on
the real test rig. The controller performed properly keeping
the system’s state variables under control and providing the
required output voltage to the load.
Even though the SoC device utilised in this experimental
setup is considered as low/mid-range, the FPGA fabric re-
sources utilised were all below 15%. This can give an idea of
how suitable these systems are to be used as HIL validation
of MMC with a low number of SMs.
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